| FPGA Design Capabilities |
 |
Significant experience in large FPGA Designs-designs with over 130,000 logic cells |
 |
Large IP design experience in FPGAs |
| |
 |
Ethernet over Sonet platform from OC-3 to OC-192 |
| |
 |
H.264 High profile, 422 10 bit decoders |
| |
 |
RPR MAC |
| |
 |
TCP Off Load Engine(IPv6/IPv4) |
| |
 |
10G Deep packet inspection and search engine |
 |
High Speed designs |
| |
 |
More than 250 MHz internal bus speeds |
| |
 |
Up to 250MHz single ended I/O |
| |
 |
Up to 800MHz DDR differential I/Os |
| |
 |
Serial buses up to 4.25 G |
 |
Extensive clock synchronization experience |
| |
 |
SONET/ SDH IP cores |
| |
 |
T1/E1 IP Core |
 |
High-end switching design experience |
| |
 |
Network switches with deep packet inspection |
| |
 |
Scalable switch matrix up to 40G throughput |
 |
High-end hardware implementations |
| |
 |
Designs with four Virtex-5 330 devices |
| |
 |
FPGA platform with 10 Virtex 4 + 4 Spartan3 FPGAs |
 |
ASIC replacement in FPGAs |
| |
 |
SONET/SDH ASSPs, RPR MAC |
| |
 |
8031, 8086, TMS9995, |
| |
 |
Medical ASICs, Math processors |
| |
 |
ASIC prototyping in FPGAs |
 |
ASIC prototyping in FPGAs |
| |
Dedicated design and verification teams |
| |
 |
VHDL/ Verilog, System Verilog/ System C |
 |
Effective tool usage and application with early release versions |
| |
 |
Very high resource utilization up to 99% on Virtex-5 |